A design of 433 MHZ low-noise amplifier
Corressponding author's email:
tapchikhgkdt@hcmute.edu.vnKeywords:
LNA (Low-Noise Amplifier), IP (intellectual property), IIP3, Input Third Intercept Point, NF (Noise Figure)Abstract
An implementation of the 433MHz CMOS Low Noise Amplifier (LNA) using 0.13μm RFCMOS process of GLOBALFOUNDRIES will be presented in this paper. The LNA is designed with noise figure of 1.905dB, forward gain of 15.5dB, high stability factor of 331, low power consumption of 13.66mW and high linearity with the third order input intercept point of -4.9dBm.The core area of the IP covers 806µmx506µm. In addition, LNA is good at input and output impedance matching to 50Ohms with reflection coefficients of -13.72dB and -25.65dB respectively
Downloads: 0
References
Thomas H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuits”, 2nd Edition, Cambridge University Press, USA, 2004.
Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill Companies, 2001.
Maxim, Datasheet of VHF-to-Microwave, +3V, General-Purpose Amplifiers, Rev 2, Aug. 2003.
P. E. Allen, D. R. Holberg, CMOS Analog Circuit Design, Oxford University Press, p. 125, 2002.
Derek K. Shaeffer, Thomas H. Lee “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 5, MAY 1997.
Jarkko Jussila, Pete Sivonen, “A 1.2-V Highly Linear Balanced Noise-Cancelling LNA in 0.13-m CMOS” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 3, MARCH 2008.
Downloads
Published
How to Cite
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Copyright © JTE.
