Four-Level Neutral Point Clamped Inverter Fed by 18-Pulse Diode Rectifier With Low Input and Output Harmonic Distortion

VERSION OF RECORD ONLINE: 17/09/2025

Authors

Corressponding author's email:

nvnho@hcmut.edu.vn

DOI:

https://doi.org/10.54644/jte.2025.1773

Keywords:

Four-level inverter, Neutral-point clamped, Multi-pulse diode rectifier, Power conversion, Low harmonic distortion

Abstract

The four-level neutral point clamped (4L-NPC) inverter is a common and cost-effective topology among four-level inverters. However, balanced DC voltage sources at the input are necessary to ensure output quality. Therefore, this paper introduces a simplified power conversion system that includes an 18-pulse diode rectifier designed to supply the 4L-NPC inverter while significantly reducing harmonic distortion on both the input and output sides. The system employs an 18-pulse rectifier configuration to lower the harmonic content at the input and ensure a balanced DC voltage for the 4L-NPC inverter, thereby improving the quality of the output waveform. The combined system effectively reduces harmonic distortion on both the input and output sides, enhancing overall performance for industrial applications. Simulation results validate the system's ability to reduce Total Harmonic Distortion (THD) on the input while maintaining superior output performance from the 4L-NPC inverter. This approach provides an effective solution for high-power applications where controlling harmonic distortion is essential to meet strict power quality standards.

Downloads: 0

Download data is not yet available.

Author Biographies

Le Nam Pham, Eastern International University, Vietnam

Le Nam Pham received the B.S. degree Master degree from the Ho Chi Minh City University of Technology (HCMUT), Ho Chi Minh City, Vietnam, in 2020 and 2022 respectively. He is  a lecturer  in School  of Engineering  at Eastern  International  University  (EIU),  Binh Duong, Vietnam. He is currently studying toward the Ph.D. degree at Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology (HCMUT), Vietnam National University Ho Chi Minh City. His current research interest focuses on power converters and PWM methods.

Email: plnam.sdh221@hcmut.edu.vn. ORCID:  https://orcid.org/0000-0003-3271-1803

Quoc Dung Phan, Ho Chi Minh City University of Technology, VNU-HCM, Vietnam

Quoc Dung Phan was born in Saigon (now Ho Chi Minh City), Vietnam, in 1967. He received his Dipl.-Eng. degree in electromechanical engineering from Donetsk Polytechnic Institute, Donetsk City, USSR (now Ukraine), in 1991. He received his Ph.D. degree in engineering sciences from Kiev Polytechnic Institute, Kiev City, Ukraine, in 1995. Currently, he is an Associate Professor in the Faculty of Electrical and Electronics Engineering at Ho Chi Minh City University of Technology (HCMUT), Vietnam National University - Ho Chi Minh City (VNU-HCM), Vietnam. His research interests include power electronics (especially multilevel and multiphase converter topology and control), control of electric machines, wind and solar power systems, microgrid and smartgrid.

Email: pqdung@hcmut.edu.vn. ORCID:  https://orcid.org/0000-0003-2289-5768

Van Nho Nguyen, Ho Chi Minh City University of Technology, VNU-HCM, Vietnam

Van Nho Nguyen was born in Vietnam in 1964. He received the M.S and Ph.D. degrees in electrical engineering from the University of West Bohemia, Plzen, Czech Republic, in 1988 and 1991, respectively. Since 1992, he has been with the Department of Electrical and Electronics Engineering, Ho Chi Minh University of Technology (HCMUT), Vietnam, where he is currently an Associate Professor. He was with KAIST as a Postdoctoral Fellow for six months in 2001 and a Visiting Professor for one year in 2003-2004. His research includes modeling and control of switching power active filters, and PWM techniques for power converters.

Email: nvnho@hcmut.edu.vn. ORCID:  https://orcid.org/0000-0002-0181-5469

References

S. Kouro et al., "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553–2580, Aug. 2010, doi: 10.1109/TIE.2010.2049719.

J. H. A. Rub, S. Bayhan, S. Moinoddin, M. Malinowski, and J. Guzinski, "Medium-voltage drives: Challenges and existing technology," IEEE Power Electron. Mag., vol. 3, no. 2, pp. 29–41, Jun. 2016, doi: 10.1109/MPEL.2016.2551802.

K. Wang, Z. Zheng, L. Xu, and Y. Li, "A composite voltage-balancing method for four-level NPC inverters," IEEE J. Emerg. Sel. Topics Power Electron., vol. 9, no. 3, pp. 3394–3406, Jun. 2021, doi: 10.1109/JESTPE.2020.2983191.

J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in four-level diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 190–196, Feb. 2005, doi: 10.1109/TIE.2004.837915.

S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, "A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model," IEEE Trans. Power Electron., vol. 23, no. 5, pp. 2248–2259, Sept. 2008, doi: 10.1109/TPEL.2008.2001892.

K. Wang, Z. Zheng, and Y. Li, "A novel carrier-overlapped PWM method for four-level neutral-point clamped converters," IEEE Trans. Power Electron., vol. 34, no. 1, pp. 7–12, Jan. 2019, doi: 10.1109/TPEL.2018.2833148.

J. Wang, X. Yuan, and B. Jin, "Carrier-based closed-loop DC-link voltage balancing algorithm for four-level NPC converters based on redundant level modulation," IEEE Trans. Ind. Electron., vol. 68, no. 12, pp. 11707–11718, Dec. 2021, doi: 10.1109/TIE.2020.3039225.

M. A. Qamar, K. Wang, Z. Zheng, S. Wang, and Y. Li, "A simplified virtual vector PWM algorithm to balance the capacitor voltages of four-level diode-clamped converter," IEEE Access, vol. 8, pp. 180896–180908, 2020, doi: 10.1109/ACCESS.2020.3028444.

Z. Shu, X. He, Z. Wang, D. Qiu, and Y. Jing, "Voltage balancing approaches for diode-clamped multilevel converters using auxiliary capacitor-based circuits," IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2111–2124, May 2013, doi: 10.1109/TPEL.2012.2215966.

A. Taghvaie, M. E. Haque, S. Saha, and M. A. Mahmud, "A new step-up switched-capacitor voltage balancing converter for NPC multilevel inverter-based solar PV system," IEEE Access, vol. 8, pp. 83940–83952, 2020, doi: 10.1109/ACCESS.2020.2992093.

K. Hasegawa and H. Akagi, "A new DC-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter," IEEE Trans. Ind. Appl., vol. 47, no. 2, pp. 841–852, Mar.–Apr. 2011, doi: 10.1109/TIA.2010.2102327.

K. Hasegawa and H. Akagi, "Low-modulation-index operation of a five-level diode-clamped PWM inverter with a DC-voltage-balancing circuit for a motor drive," IEEE Trans. Power Electron., vol. 27, no. 8, pp. 3495–3504, Aug. 2012, doi: 10.1109/TPEL.2012.2185068.

B. Wu and M. Narimani, "Multipulse diode rectifiers," in High-Power Converters and AC Drives, IEEE, 2017, pp. 35–63, doi: 10.1002/9781119156079.ch3.

A. Salem, H. Van Khang, and K. G. Robbersmyr, "Four-level three-phase inverter with reduced component count for low and medium voltage applications," IEEE Access, vol. 9, pp. 35151–35163, 2021, doi: 10.1109/ACCESS.2021.3062110.

M. A. Qamar, K. Wang, Z. Zheng, S. Wang, and Y. Li, "A simplified virtual vector PWM algorithm to balance the capacitor voltages of four-level diode-clamped converter," IEEE Access, vol. 8, pp. 180896–180908, 2020, doi: 10.1109/ACCESS.2020.3028444.

J. Ebrahimi, S. Shahnooshi, S. Eren, and A. Bakhshai, "A modulation scheme based on virtual voltage levels for capacitor voltage balancing of the four-level diode clamped converter," IEEE Trans. Power Electron., vol. 38, no. 4, pp. 4727–4744, Apr. 2023, doi: 10.1109/TPEL.2022.3228482.

IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems, IEEE Std 519-1992, pp. 1–112, Apr. 1993, doi: 10.1109/IEEESTD.1993.114370.

Downloads

Published

17-09-2025

How to Cite

Pham, L. N., Phan, Q. D., & Nguyen, V. N. (2025). Four-Level Neutral Point Clamped Inverter Fed by 18-Pulse Diode Rectifier With Low Input and Output Harmonic Distortion: VERSION OF RECORD ONLINE: 17/09/2025. Journal of Technical Education Science. https://doi.org/10.54644/jte.2025.1773

Issue

Section

Conference Paper

Categories