A modelling method of wire resistance in memristor crossbar array for artificial neural network
Corressponding author's email:
sontn@hcmute.edu.vnKeywords:
Memristor, Memristor crossbar array, Wire resistance, Neutral networkAbstract
Memristor crossbar arrays are potential for realizing artificial neural networks. It is due to the fact that memristor crossbars are low power consumption and small area occupation. However, the performance of crossbar array has limited by the wire resistance. The presence of wire resistance makes the crossbar circuit more complicated for analyzing because the number of circuit elements increases remarkably. In this work, we propose a method for modelling wire resistance in crossbar-based circuits. Wire resistance is modeled by using a proposed equivalent wire resistance which is obtained by analyzing the crossbar circuit using superposition method. To verify the accuracy of the proposed method, the crossbar circuit was tested for character recognition. The simulation result illustrated that the discrepancy of the output voltage between using the conventional simulation method and the proposed method is as low as 1.7% on average when wire resistance is varied from 0.5 to 2.5Ω. The advantage of the proposed method is the reduction of the simulation time. For the crossbar size of 64×26, the proposed method takes 11.7s for simulation whereas the conventional method takes 108.92s.
Downloads: 0
References
L. O. Chua, “Memristor – the missing circuit element”, IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-519, Sep. 1971.
D. B. Strukov, G. S. Sinder, D. R. Stewart, and R. S. Williams, “The missing memristor found,” Nature, vol. 453, pp. 80-83, May 2008.
S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, “Nanoscale memristor device as synapse in neuromorphic systems”, Nano Letters, vol. 10, no. 4, pp. 1297-1301, Mar. 2010.
R. S. Williams, “How we found the missing memristor”, IEEE Spectrum, vol. 45, iss. 12, pp. 28-35, Dec. 2008.
S. N. Truong and K. S. Min “New memristor-based crossbar array architecture with 50-% area reduction and 48-% power saving for matrix-vector multiplication of analog neuromorphic computing”, Journal of Semiconductor Technology and Science, vol. 14, no. 3, pp. 356-363, Jun. 2014
S. Y. Sun, H. Xu, J. Li, Q. Li, and H. Liu, “Cascaded Architecture for Memristor Crossbar Array Based Larger-Scale Neuromorphic Computing”, IEEE Access, vol. 7, pp. 61679-61688, May 2019
J. Liang and H. -. P. Wong, “Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies”, in IEEE Transactions on Electron Devices, vol. 57, no. 10, pp. 2531-2538, Oct. 2010.
E. Linn, R. Rosezin, C. Kügeler, and R. Waser, “Complementary resistive switches for passive nanocrossbar memories”, Nature Materials, vol. 9, pp. 403-406, 2010.
S. H. Shin, S. D. Byeon, J. S. Song, S. N. Truong, H. S. Mo, D. J. Kim, and K. S. Min, “Dynamic reference scheme with improved read voltage margin for compensating cell-position and back ground-pattern dependencies in pure memristor array”, Journal of Semiconductor Technology and Science, vol.15, No.6, Dec. 2015.
A. Adeyemo, A. Jabir, J. Mathew, “Minimising Impact of Wire Resistance in Low-Power Crossbar Array Write Scheme”, Journal of Low Power Electronics, vol. 13, pp. 649-660, 2017
A. Levisse, P. Royer, B. Giraud, J. P. Noel, M. Moreau, J. M. Portal, “Architecture, design and technology guidelines for crosspoint memories”, IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2017.
S. N. Truong, “Compensating Circuit to Reduce the Impact of Wire Resistance in a Memristor Crossbar-Based Perceptron Neural Network”, Micromachines, vol. 10, no. 671, 2019
P. Y. Chen, X. Peng, S. Yu, “NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, pp. 3067-3080, 2018
Virtuoso Spectre Circuit Simulator User Guide, Cadence, San Jose, CA, USA, 2004
S. J. Ham, H. S. Mo, and K. S. Min, “Low-power VDD/3 write scheme with inversion coding circuit for complementary memristor array”, IEEE Trans. Nanotechnology, vol. 12, no. 5, pp. 851-857, Sep. 2013.
S. N. Truong, K. V. Pham, W. S. Yang, H. Shin, K. Pedrotti, K. S. Min, “New pulse amplitude modulation for fine tuning of memristor synapses”, Microelectronic Jounal, vol. 55, pp. 162-168, Aug. 2016.
J. Liang, H. S. P. Wong, “Cross-point memristor array without cell selector — device characteristics and data storage pattern dependencies”, IEEE Trans. Electron. Device, vol. 57, no. 10, pp. 2531-2538, 2010.
ITRS, International Technology Roadmap for Semiconductors, 2007.
Downloads
Published
How to Cite
Issue
Section
Categories
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Copyright © JTE.